平头哥-Design Verification Engineer-上海
* Work with Architecture and Software teams to ensure micro-architecture and design is fully verified/validated across multiple platforms
* Contribute significantly to verification infrastructure development
* Development of System Verilog/UVM based protocol/traffic generators/checkers, development of test plan based on functional requirements
Masters degree desired, Bachelor's degree in CS/EE is required. 5+ years of relevant experience in ASIC verification field.
* Should have worked on developing/implementing test plans at the chip-level for complex ASICs.
* Fluent in System Verilog and scripting languages such as Python or Perl.
* Must have intimate knowledge of UVM methodology.
* Experience in the verification of SoC and other IPs such as CPU Subsystem, Ethernet, PCIE, DDR, Serdes etc.
* Knowledgeable about assertions and functional coverage
* Experience with code coverage, formal verification tools; familiarity with evolving verification methodologies.
* Very good communication skills and ability and desire to work in a geographically diverse team environment.
* Will be responsible for definition, development and execution of self-checking tests for complex digital ASICs
P.S. Please submit the English version of resume
|阿里集团-Senior Engineer / Staff Enginner-Distritued Platform, Seattle||开发||西雅图||若干||2019-12-11|
|Alibaba Cloud Intelligence-Senior Engineer / Staff Enginner-Big Data Platform, Seattle||开发||西雅图||若干||2019-12-11|
|菜鸟-Senior Software Development Engineer(Russia)||开发||莫斯科||若干||2019-12-11|
|计算平台事业部-Senior Staff Engineer-MaxCompute-Sunnyvale||开发||森尼韦尔||若干||2019-12-08|
|Cloud Infrastructure Engineer-Machine Learning Platforms||开发||特拉维夫||若干||2019-12-02|