| 社招官网

平头哥-Senior Staff Engineer, Physical Design

发布时间: 2019-10-31 工作地点: 森尼韦尔 工作年限: 十年以上
所属部门: 阿里集团 学   历: 本科 招聘人数: 若干

岗位描述:

As a member of the PD team, you will build the next generation networking SoC in advanced process. You will drive the backend flow through the entire RTL2GDS process including floor planning, P&R, timing, PI, and sign-offs. You will also conduct PPA optimization.

You responsibilities include, but not limited to:
* Build backend flow on state-of-the-art processing node
* Create SPECs for PD sign-off
* Work closely with architecture and design team to optimize PPA
* Floor planning, design synthesis, equivalence checks, partitioning, IO assignment and IP integration, CTS and power grid, P&R , timing closure, power analysis etc.
* Design and timing ECOs and sign-offs

岗位要求:

BS or MS of EE, 10+ years of experience with the whole RTL2GDS process
* Understanding the state-of-the-art of processing node, custom lib and optimizations
* State-of-the-art experience with CTS and power grid planning, power integrity is a plus
* Experience with relatively large designs (>10m flops) on advanced process nodes and optimization methodology toward top performance and low power
* Understanding of DVFS, DFT, DFY, DFM is a plus

Some hands on with following tools are needed:
* Floor planning and P&R: Cadence Innovus and/or Synopsys ICC2
* Synthesis: Synopsys DC/DCG
* Formal Verification : Synopsys Formality and/or Cadence LEC
* STA: Primetime-DMSA
* PI : Apache Redhawk
* Physical Design Verification: Synopsys ICV, Mentor Calibre
* Scripting: TCL/Perl is required, Python is a plus

 

 

申请此职位表明您已阅读并同意阿里巴巴及关联公司的《申请工作机会须知》。

推荐岗位

职位名称 职位类别 工作地点 招聘人数 更新时间
菜鸟-Senior Software Development Engineer(Russia) 开发 莫斯科 若干 2020-05-20
T-HEAD-Senior Architect, Chip Interconnect-Sunnyvale, US 开发 森尼韦尔 若干 2020-05-13
平头哥-Senior Architect, Chip Interconnect-上海 开发 上海 若干 2020-05-06
Senior Mobile Developer-Machine Intelligence Israel Lab 开发 以色列 若干 2020-05-05
World First-Senior Software Engineer 开发 中国香港 若干 2020-04-26