| 社招官网

平头哥-Design Verification Engineer-北京

发布时间: 2019-09-16 工作地点: 北京 工作年限: 五年以上
所属部门: 阿里集团 学   历: 本科 招聘人数: 若干

团队介绍:

The Computing Technology Lab focuses on advanced research topics in computing, memory/storage, and interconnect technologies that can revolutionize today's computing systems with holistic innovations ranging from system architectures to VLSI designs, to enable new computing capabilities for improving energy efficiency and performance across multiple application domains, including both high-performance and embedded computing.
Therefore you will have excellent work opportunities with field leading experts from all different domains to change the world. And also we rapidly advance team members who have an outsized impact.

岗位描述:

* Work with Architecture and Software teams to ensure micro-architecture and design is fully verified/validated across multiple platforms
* Contribute significantly to verification infrastructure development
* Development of System Verilog/UVM based protocol/traffic generators/checkers, development of test plan based on functional requirements

岗位要求:

Masters degree desired, Bachelor's degree in CS/EE is required. 5+ years of relevant experience in ASIC verification field.
* Should have worked on developing/implementing test plans at the chip-level for complex ASICs.
* Fluent in System Verilog and scripting languages such as Python or Perl.
* Must have intimate knowledge of UVM methodology.
* Experience in the verification of SoC and other IPs such as CPU Subsystem, Ethernet, PCIE, DDR, Serdes etc.
* Knowledgeable about assertions and functional coverage
* Experience with code coverage, formal verification tools; familiarity with evolving verification methodologies.
* Very good communication skills and ability and desire to work in a geographically diverse team environment.
* Will be responsible for definition, development and execution of self-checking tests for complex digital ASICs

 

 

申请此职位表明您已阅读并同意阿里巴巴及关联公司的《申请工作机会须知》。

推荐岗位

职位名称 职位类别 工作地点 招聘人数 更新时间
平头哥-Staff Engineer, DFT-Sunnyvale, US 开发 上海 若干 2019-09-20
平头哥-Staff Engineer, Verification 开发 森尼韦尔 若干 2019-09-17
平头哥-AI芯片-Staff Engineer, ASIC Verification 开发 森尼韦尔 若干 2019-09-17
平头哥-Design Verification Engineer-上海 开发 上海 若干 2019-09-16
平头哥-Senior Staff Engineer, Physical Design 开发 森尼韦尔 若干 2019-09-15